

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/701,306	11/04/2003	Hea Suk Jung	CU-3424 VE	5038
26530	7590 01/08/2008		EXAM	INER
LADAS & PARRY LLP 224 SOUTH MICHIGAN AVENUE			ALMO, KHAREEM E	
SUITE 1600 CHICAGO, IL 60604			ART UNIT	PAPER NUMBER
CITIC/100, IL	. 0000		2816	
			MAIL DATE	DELIVERY MODE
			01/08/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/701,306	JUNG, HEA SUK				
· Office Action Summary	Examiner	Art Unit				
	Khareem E. Almo	2816				
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet with	the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING I. - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICA .136(a). In no event, however, may a reply d will apply and will expire SIX (6) MONTH te, cause the application to become ABAN	TION. y be timely filed S from the mailing date of this communication. IDONED (35 U.S.C. § 133).				
Status 						
1) Responsive to communication(s) filed on <u>26 October 2007</u> .						
2a) ☐ This action is FINAL . 2b) ☑ This action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
·	Lx parte Quayle, 1955 C.D. 1	1, 400 O.G. 210.				
Disposition of Claims						
4) ☐ Claim(s) 14 and 15 is/are pending in the appl 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 14 and 15 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	awn from consideration.					
Application Papers						
9)☐ The specification is objected to by the Examin 10)☒ The drawing(s) filed on <u>04 November 2003</u> is/ Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11)☐ The oath or declaration is objected to by the E	'are: a)⊠ accepted or b)⊡ o e drawing(s) be held in abeyance ction is required if the drawing(s)	. See 37 CFR 1.85(a). is objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) □ All b) □ Some * c) □ None of: 1. □ Certified copies of the priority documents have been received. 2. □ Certified copies of the priority documents have been received in Application No 3. □ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)	4) 🔲 Interview Sum					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/N	Mail Date mal Patent Application				

· Application/Control Number: 10/701,306 Page 2

Art Unit: 2816

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/26/2007 has been entered.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Momtaz et al. (US 7088797)

With respect to claim 1, Figures 9 and 10 of Momtaz et al. disclose a synchronous memory device for synchronization of an external input clock (REFCLK) with an internal input clock (VNCLK) comprising: a Phase locked loop having a clock divider (901) comprising a plurality of clock signal dividers (911 and 912) connected in series, a power down controller (202) for determining a power down condition based at least on a predetermined state of a clock enable signal (add or drop) inputted to the

Application/Control Number: 10/701,306

Art Unit: 2816

j/. *

loop, wherein the clock divider outputs a first clock signal (between 911 and 912) being one of the output signals of the clock signal dividers excluding the last clock signal divider (912) of the series when the synchronous memory device is in the power down condition (Note: the power down condition is determined by the user to output a "power down signal" determined by the user when a certain sequence occurs"), wherein the clock divider (901) outputs a second clock signal (at the output of 912) being an output signal of the last clock signal divider of the series when the synchronous memory device is in a non-power down condition (Note: the power down condition is determined by the user to output a "power down signal" determined by the user when a certain sequence occurs"), and wherein a frequency of the first clock signal is lower than that of the second clock signal but fails to disclose the Phase locked loop being a (DLL). It is well known in the art to include a deskew PLL on the receive side so that the clock at each data flip-flop is phased-matched to the received clock (i.e. use a DLL in the place of an PLL). It would have been obvious at the time the invention was made to a person having ordinary skill in the art to include a deskew PLL on the receive side so that the clock at each data flip-flop is phase matched to the received clock for the well known purpose of eliminating delay limits in the frequency at which data can be sent.

With respect to claim 15, the circuit above produces the synchronous memory device of claim 14, wherein the frequency of the second clock signal is 2M when the frequency of the first clock signal is M. (Note this claim is met because the dividing ratio can be selected by the user so that the first clock signal frequency is M and the second clock signal frequency is 2M (see chart in figure 10))

Art Unit: 2816

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khareem E. Almo whose telephone number is (571)

272-5524. The examiner can normally be reached on Mon-Fri (8:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Drew Richards can be reached on (571) 272-1736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

KEA 1/3/2008 /QUAN TRA/ PRIMARY EXAMINER AU 2816